101. GATE, A General Architecture For Text Engineering A computer architecture for a broad range of Natural Language Processing tasks, available under the GNU Public License. Abundant documentation, Java class library, webbased demos. http://www.gate.ac.uk/

GATE HOME docs download support science ... news GATE is one of the most widely used human language processing systems in the world. It is a tool for: scientists performing experiments that involve processing human language; companies developing applications with language processing components; teachers and students of courses about language and language computation. GATE comprises an architecture, framework (or SDK) and graphical development environment, and has been built over the past eight years in the Sheffield NLP group . The system has been used for many language processing projects; in particular for Information Extraction in many languages. The system supports the full lifecycle of language processing components, from corpus collection and annotation through system evaluation. GATE is funded by the EPSRC and the EU. In the news: In memoriam, Jeremy Black hamish cunningham kalina bontcheva valentin tablan ... et al.

102. Division Of Computer And Information Sciences, Rutgers University: CS-211: Compu CS211 computer architecture. 01198211 computer architecture Offeredin FALL AND SPRING AND SUMMER Credits 4 Objectives To http://www.cs.rutgers.edu/cs/academics/undergraduate/211.html

Search CS site Search WWW Maintained by web@cs.rutgers.edu CS-211: Computer Architecture 01:198:211 Computer Architecture Offered in: FALL AND SPRING AND SUMMER Credits: 4 Objectives: To provide an understanding of the fundamental logical organization of a computer (its parts and their relationship) and how it actually works; exposure to a central processor's native language, and to system software concepts. This course is REQUIRED Of all CS majors. Prerequisites: 01:198:112 Data Structures For more information, click here

103. Institut Für Rechnerarchitektur Und Parallelrechner - Computer Architecture including division/multiplication), a tomasulo outof-order scheduler, and a memorymanagement unit for the DLX processor from computer architecture I. We http://www-wjp.cs.uni-sb.de/lehre/vorlesung/rechnerarchitektur2/ss03/

Main Page Bibliography Registration Exercises We develop at the gate level a complete floating point execution unit (including division/multiplication), a tomasulo out-of-order scheduler, and a memory management unit for the DLX processor from computer architecture I. ... Dominik Rester

104. ISCA-2000 -- Home Page International Symposium on computer architecture http://www.cs.rochester.edu/~ISCA2k/

ISCA-2000 The 27th Annual International Symposium on Computer Architecture June 10-14, 2000 Vancouver, British Columbia, Canada Sponsored by ACM SIGARCH and IEEE Computer Society TCCA Important Dates Advance Conference Registration 19 May, 2000 Hotel Reservation 2 May 2000 Call for papers ( html postscript plain text Final Program html PDF postscript Registration Forms and Hotel Information ... Information on Student Travel Grants For more information e-mail isca2k@cs.rochester.edu GENERAL CHAIR Alan Berenbaum Bell Labs, Lucent Technologies Room 2C-525 600 Mountain Avenue Murray Hill, NJ 07974 adb@lucent.com PROGRAM CHAIR Joel Emer Compaq Computer Corporation 335 South Street (SHR3-1/S30) Shrewsbury, MA 01545 Joel.Emer@compaq.com TUTORIAL CHAIR Sarita Adve University of Illinois sadve@cs.uiuc.edu WORKSHOP CHAIR J.P. Singh Princeton University jps@cs.princeton.edu TREASURER Cliff Young Bell Labs, Lucent Technologies cyoung@plan9.bell-labs.com Sandhya Dwarkadas University of Rochester sandhya@cs.rochester.edu

105. Department Of Computer Science Home Page Research Groups Computer engineering; Theoretical foundations; computer architecture; Information systems. http://www.cs.man.ac.uk/

NEWS CONTACT SEARCH GUIDE NEWS CONTACT SEARCH GUIDE ... webmaster@cs.man.ac.uk

106. SECOND WORKSHOP ON COMPUTER ARCHITECTURE EVALUATION USING COMMERCIAL WORKLOADS SECOND WORKSHOP ON computer architecture EVALUATION USING COMMERCIAL WORKLOADS.Orlando, Florida. Sunday, January 10th, 1999. Symp. on computer architecture. http://iacoma.cs.uiuc.edu/caecw99/

SECOND WORKSHOP ON COMPUTER ARCHITECTURE EVALUATION USING COMMERCIAL WORKLOADS Orlando, Florida Sunday, January 10th, 1999 Immediately precedes the Fifth International Symposium on High Performance Computer Architecture (HPCA-5) Sponsored by the IEEE Computer Society Organized by: Russell Clapp, Informix Software rmc@informix.com Ashwini Nanda, IBM TJ Watson Research Center ashwini@watson.ibm.com Josep Torrellas, University of Illinois at Urbana-Champaign torrella@cs.uiuc.edu Building on the positive feedback enjoyed by the First Workshop on Computer Architecture Evaluation using Commercial Workloads , this second workshop will bring together again researchers and practitioners in computer architecture and commercial workloads from industry and academia. In the course of one day, we will discuss work-in-progress that utilizes commercial workloads for the evaluation of computer architectures. By discussing this ongoing research, the workshop will expose participants to the characteristics of commercial workload behavior and provide an understanding of how commercial workloads exercise computer systems. There will be discussions on the difficulties associated with using commercial workloads to drive new computer architecture designs and what can be done to overcome them. The Final Program for the workshop is listed below, followed by an abstract for each talk. A 20-minute time limit will be strictly enforced for each talk, and there will be plenty of time for audience participation. A round table session discussion will be held after the technical presentations. There will be no proceedings for the workshop since we encourage the presentation of work-in-progress and research in early stages. Copies of the foils used by the speakers will be distributed to the attendees.

107. Sivasubramaniam, Anand Pennsylvania State University computer architecture, operating systems, parallel computing, simulation and evaluation of computer systems. http://www.cse.psu.edu/~anand/

108. Untitled Document Can simulate Motorola's coldfire5204 microprocessor on the instruction level. Useful for laboratory projects in computer architecture. http://hem.passagen.se/coldfire5204/

Products Simulator for coldfire5204 MathText Equation Editor

109. Computer Architecture Design & Test For Embedded Systems (CADTES) computer architecture Design Test for Embedded Systems (CADTES).Welcome to the computer architecture, Design Test for Embedded http://wwwes.cs.utwente.nl/cadtes/

Faculty of Computer Science and the Faculty of Electrical Engineering of the University of Twente in the Netherlands. The research program of the Computer Architecture, Design and Test for Embedded Systems group is focused on the design of efficient architectures design methodology dependability (fault-tolerance and security) and testable design and testing . The entire program is dedicated to telematics applications. Our teaching is aimed at both the undergraduate level and the graduate level of the computer science, electrical engineering and other curricula. At the undergraduate level, we teach courses on computer systems and architectures, and designing digital systems. At the graduate level, we contribute to the major Embedded Systems We always have several master assignments ("D-opdrachten") and internships ("stages") available in the areas of efficient architectures, design methodologies, fault-tolerance and security. We currently have the following vacancies Further information on the people currently working for CADTES is also available.

110. HPCA4: 4th Int'l Symp. On High-Performance Computer Architecture Fourth International Symposium on HighPerformance computer architecture. 4thWorkshop on computer architecture Education (WCAE 98). http://www.csis.hku.hk/~hpca4/

Fourth International Symposium on High-Performance Computer Architecture Sponsored by the IEEE Computer Society January 31 - February 4, 1998 Orlean's Hotel, Las Vegas, USA HPCA-4 Advance Program Workshops to be held in conjunction with HPCA-4 Workshop on Communication, Architecture, and Applications for Network-based Parallel Computing (CANPC'98) First Workshop on Computer Architecture Evaluation Using Commercial Workloads The advance program for the workshop can be obtained by visiting (CAECW'98) at "http://iacoma.cs.uiuc.edu/caecw98/" 4th Workshop on Computer Architecture Education (WCAE'98) Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC 98) Updated on Jan. 14, 1998

111. Parallel Systems Group University of Toronto researchers working on all aspects of parallel systems computer architecture, OSs, compilers, performance evaluation, applications. Home of Hurricane and Tornado OSs, Hector and NUMAchine multiprocessors. http://www.eecg.toronto.edu/parallel/

Parallel Systems Group The Parallel Systems Group comprises of researchers from the University of Toronto working in all aspects of parallel systems, including computer architecture, operating systems, compilers, performance evaluation and applications. Previous projects include the Hector shared memory multiprocessor, and the Hurricane multiprocessor operating system. The group is currently building the NUMAchine multiprocessor, the Tornado operating system, and the Jasmine compiler. Other Resources University of Toronto Resources University of Toronto High Performance Computing Research Center University of Toronto Electrical Engineering Computer Group University of Toronto Department of Computer Science Computing Resources Supercomputing Web pages Parallel I/O archive at Dartmouth This is still a work in progress... Mail suggestions to: kulki or Orran

112. [52.225] CAD... ..and welcome. Welcome to the home page of my 52.225 computer architecture Design class. Please see the recommended text book http://www.cs.strath.ac.uk/~dunc/teaching/cad/

http://www.cis.strath.ac.uk/~dunc/ teaching/ cad/ index.html ... [map] CAD... Index of Links Teaching... CAD... CAD News CAD About... CAD Lectures... CAD Tutorials... ... 52225 Timetable Announcements Bookmark the CAD News page now... ...as the CAD News page will be the one kept up to date with the latest changes/announcements. Tutorial Exercises The CAD Tutorials... page contain links to the individual tutorial exercises. Attend the lectures... ...as I introduce new material, change the emphasis of lectures, and generally mess around with the delivery of the class so these web pages do not provide the complete story by any stretch of the imagination. In the past I've attempted to summarise my lectures in the CAD Lectures... ...and welcome - by for the course lecture notes ;-)! Joking apart, the course text book* is essential reading IMHO. No doubt second-hand copies will be available from last year's students. The University Bookshop have many copies available too. * PATTERSON DA HENNESSY JL, Computer Organisation and Design: The Hardware/Software Interface 2nd Ed., Morgan Kaufman, ISBN 155860491X strath.cis.teaching.ug.cad and strath.cis.teaching.ug.cad.chat Newsgroups

113. Anshul Kumar Indian Institute of Technology, Delhi CAD for VLSI, computer architecture http://www.cse.iitd.ernet.in/~anshul

Anshul Kumar Professor Indian Institute of Technology, Delhi Hauz Khas, New Delhi 110 016, India Phone: +91 (11) 26591321 Fax: +91 (11) 26868765, 26581264 Research Courses VDTT Program A New Start-Up

114. SBAC-PAD 2004 - 16th Symposium On Computer Architecture And High Performance Com Translate this page http://www.sbc.org.br/sbac/2004/

115. MRTC - Computer Architecture Lab The MRTC. computer architecture Lab. © 19992004 Mälardalen University,MRTC/CAL. All Rights Reserved. Page last updated June 26 2003. http://www.mrtc.mdh.se/cal/

The MRTC Computer Architecture Lab Page last updated: June 26 2003

116. Michael R Hannaford University of Newcastle Object-oriented software engineering, object-oriented programming, computer architecture. http://www.cs.newcastle.edu.au/~mrh/

Michael R Hannaford Deputy Head of School, University of Newcastle Callaghan, NSW 2308, Australia. Phone: +61 2 4921 6075 Fax: +61 2 4921 6929 Email: mrh@cs.newcastle.edu.au Research Interests Object-Oriented Software Engineering Object-Oriented Programming Computer Architecture Current and Recent Research Projects Virtual Memory Design for Massive Memory Computers Course Information SENG1110/SENG6110 Introduction to Software Engineering 1 SENG1120/SENG6120 Introduction to Software Engineering 2 SENG3390 Software for Distributed Environments

117. Informatik 3 - Computer Architecture Contact People Teaching (in german) Research Publications, News, Dept. of ComputerScience CS 3. Department of Computer Science 3 computer architecture http://www3.informatik.uni-erlangen.de/

Department of Computer Science 3 Dept. of Computer Science 3 Contact People Teaching (in german) ... CS 3 Department of Computer Science 3 Computer Architecture The Department of Computer Science 3 is concerned with research on fault tolerance of multiprocessors and distributed systems. Head of the department is Prof. Dr. Dr. h.c. M. Dal Cin Contact Address / Secretary, Abuse, ... Dissertations, Exam Theses Search People: Web pages: Contact Last modified: 2004-03-22 07:49 KK

118. Computer Architecture Research School of Information Technology and Electrical Engineering ComputerArchitecture Research. version. computer architecture Research. A http://www.itee.uq.edu.au/~philip/Research/Architecture/

Public ITEE All UQ ITEE theses IN THIS SECTION QUICK LINKS Select a quick link: ITEE Public Web Study @ ITEE ITEE Student IT Help UQ Innovation Expo (Authentication required) ITEE Internal Web ITEE Staff IT Help ITEE Home Philip Machanick Research print version Computer Architecture Research A fundamental concern in today's computer world is where learning curves are taking us. Moore's Law results in CPU speed doubling every 12-18 months, while memory is not keeping up. What can be done to address the memory wall (see issues of Computer Architecture News in 1995 for some debate using this term)? Work done here addresses two concerns: how the memory hierarchy could be changed to take trends into account, and how to change our thinking about programming. Architecture Projects RAMpage memory hierarchy Should main memory move to what would today be considered the lowest level of cache, and DRAM be treated as a paging device? DRAM as a slow peripheral HRAM algorithm analysis How far can adaptation of algorithm analysis go in adding a memory hierarchy component? There is some work going on in this field called Algorithm Engineering but it's probably more accurate to call "performance tuning" until there is some real science behind making performance predictions. Watch this space for links. Other Areas of Research I have also recently branched out into networks. The underlying concern is the same: how do we exploit trends in increasing bandwidth (analogous to increasing CPU throughput) versus relatively static latency (analogous to DRAM access time) in networks?

119. Computer Architecture News computer architecture News. ISSN 01635964; Publisher Association for ComputingMachinery (ACM) Association for Computing Machinery (ACM) Web Page. http://elib.cs.sfu.ca/Collections/CMPT/cs-journals/P-ACM/J-ACM-SIGARCH.html

Computer Architecture News ISSN 0163-5964 Publisher: Association for Computing Machinery (ACM) Association for Computing Machinery (ACM) Web Page ACM SIGARCH Web Page at ACM Available via the CARL UnCover Document Delivery Service (24 hour fax delivery). The Internet Electronic Library Project at SFU / Prof. Rob Cameron / cameron@cs.sfu.ca

120. ISCA 2003 ISCA 2003. The thirtieth International Symposium on computer architecture (ISCA)will be held at the Town and Country Hotel in San Diego 911 June, 2003. http://www.cs.nyu.edu/isca03/

ISCA 2003 The thirtieth International Symposium on Computer Architecture (ISCA) will be held at the Town and Country Hotel in San Diego 9-11 June, 2003. ISCA 2003 is a constitutent conference in the ACM Federated Computing Research Conference (FCRC). Main Page Final Program Travel and Registration ... Allan Gottlieb

A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z

Page 6     101-120 of 196    Back | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10  | Next 20